

09/28/00
JC912 U.S. PTO

09-29-00

A

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of: Samson X. Huang
Title: REPAIRABLE MEMORY IN DISPLAY DEVICES
Attorney Docket No.: 884.326US1

JC841 U.S. PTO
09/675067
09/28/00

PATENT APPLICATION TRANSMITTAL

BOX PATENT APPLICATION
Commissioner for Patents
Washington, D.C. 20231

We are transmitting herewith the following attached items and information (as indicated with an "X"):

- X Return postcard.
- X Utility Patent Application under 37 CFR § 1.53(b) comprising:
 - X Specification (16 pgs, including claims numbered 1 through 23 and a 1 page Abstract).
 - X Formal Drawing(s) (5 sheets).
 - X Signed Combined Declaration and Power of Attorney (3 pgs).
 - X Check in the amount of \$822.00 to pay the filing fee.
- X Assignment of the invention to Intel Corporation (2 pgs) and Recordation Form Cover Sheet.
- X Check in the amount of \$40.00 to pay the Assignment recording fee.

The filing fee has been calculated below as follows:

	No. Filed	No. Extra	Rate	Fee
TOTAL CLAIMS	23 - 20 =	3	x 18 =	\$54.00
INDEPENDENT CLAIMS	4 - 3 =	1	x 78 =	\$78.00
[] MULTIPLE DEPENDENT CLAIMS PRESENTED				\$0.00
BASIC FEE				\$690.00
TOTAL				\$822.00

Please charge any additional required fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By: Dana B. LeMoine
Atty: Dana B. LeMoine
Reg. No. 40,062

Customer Number **21186**

"Express Mail" mailing label number: EL709304428US
Date of Deposit: September 28, 2000

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

UNITED STATES PATENT APPLICATION

REPAIRABLE MEMORY IN DISPLAY DEVICES

INVENTOR

Samson X. Huang

Schwegman, Lundberg, Woessner & Kluth, P.A.
1600 TCF Tower
121 South Eighth Street
Minneapolis, MN 55402
ATTORNEY DOCKET SLWK 884.326US1
Client Ref. No. P9750

REPAIRABLE MEMORY IN DISPLAY DEVICES

Field

5 The present invention relates generally to memory devices, and more specifically to memory devices in display devices.

Background

“Silicon Light Modulator” (SLM) is a term used to describe display devices
10 that include a layer of liquid crystal (LC) sandwiched between a reflective electrode and a transparent top plane. The electrode and the layer of LC are organized as an array of pixels. When a voltage is changed on a pixel of the electrode, liquid crystals in the LC layer change their orientation and allow varying amounts of light to pass through. Each pixel can be controlled separately, and large displays can be made
15 from large pixel arrays. Example SLMs are manufactured by Three-Five Systems Inc. of Tempe, AZ.

Individual pixels in SLMs can be controlled by voltages that are generated using digital data. When 8 bits of digital data are used to control a single pixel, a gray scale with 256 levels can be created for each pixel. Memory devices such as
20 random access memories can be used to hold digital information to influence the display. For example, a Static Random Access Memory (SRAM) device can be used to hold eight bits of information for each pixel in an array, and create 256 levels of gray scale for each pixel in the array.

As display sizes increase, the size of memory storage also increases. For
25 example, a display having a resolution of 1280x1024 has approximately 1.3 million pixels, and the memory for storing pixel information is similarly large. Performance can be improved and costs of production can be lowered by coupling large memories more closely with the display devices that they drive, but one problem with coupling large memories too closely with display devices is that large memories often have
30 defects introduced during manufacture. If a defective memory is coupled too closely

with a display device, the display device may have to be discarded along with the defective memory after the memory defect is discovered.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for improved memories and display devices that can be closely coupled.

Brief Description of the Drawings

- Figure 1 shows an integrated circuit display system;
- 10 Figures 2A-2C show repairable memories with repair routers in various configurations;
- Figure 3A shows a repairable memory having address ranges;
- Figure 3B shows a repair router having address ranges;
- Figure 4 shows a memory having address ranges; and
- 15 Figure 5 is a diagram of a color display system.

Description of Embodiments

In the following detailed description of the embodiments, reference is made to the accompanying drawings which show, by way of illustration, specific

20 embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present

25 invention. Moreover, it is to be understood that the various embodiments of the invention, although different, are not necessarily mutually exclusive. For example, a particular feature, structure, or characteristic described in one embodiment may be included within other embodiments. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined

only by the appended claims, along with the full scope of equivalents to which such claims are entitled.

The method and apparatus of the present invention provide a mechanism to “repair” memories by utilizing the least significant bit of storage space to store more
5 significant information when the memory cell for the more significant information is faulty. A “repair router” receives data and routes it into the memory. If the memory has a faulty memory cell that cannot reliably hold data, the repair router routes information otherwise destined for that memory cell into a memory cell that would otherwise hold least (or less) significant bit information. The repairable memory is
10 useful in display systems where least significant bit information can be discarded without substantially degrading the quality of the display. For example, in non-color systems having eight bits per pixel, the least significant bit can be discarded while only losing 0.4% of the gray scale resolution.

Figure 1 shows an integrated circuit display system. Integrated circuit 100
15 includes display device 104, digital-to-analog converter (D/A) 112, and repairable memory 102. Display device 104 is a display device that includes an array of pixels. Example display devices include silicon light modulators, liquid crystal displays, or any other type of display device having pixels. In some embodiments, display device 104 includes only that portion of the display device that is fabricated on
20 integrated circuit 100. For example, in embodiments where display device 104 is a silicon light modulator, a reflective electrode can be manufactured as an integral part of the integrated circuit. The reflective electrode is arranged in an array of pixels, and can mate to a liquid crystal apparatus.

Display device 104 is driven by an analog signal on node 114, which is
25 produced by D/A converter 112. D/A 112 receives digital data on bus 110 from repairable memory 102. Repairable memory 102 includes a plurality of memory locations, each of which holds data that influences a pixel in display device 104. In some embodiments, repairable memory 102 includes a number of memory locations equal to the number of pixels in display device 104. In other embodiments,

repairable memory 102 includes more memory locations than pixels exist in display device 104.

In the embodiment of Figure 1, a single analog voltage signal appears on node 114. In this embodiment, the analog voltage signal on node 114 is sequentially switched to each pixel in the array of display device 104. In some embodiments, a sample-and-hold circuit is included for each pixel, such that the analog voltage produced on node 114 is held for each pixel in display device 104. The analog voltage influencing each pixel in display device 104 is generated by D/A 112 as a result of data in repairable memory 102. In some embodiments, display device 104 is a gray scale device, and 8 bits of gray scale information are binary coded in repairable memory 102. In these embodiments, the most significant bit (MSB) determines the pixel brightness by 50 %, and the least significant bit (LSB) determines the pixel brightness by 1/256, or 0.4%.

Figures 2A-2C show repairable memories with repair routers in various configurations. Repairable memory 200 includes memory device 204 and repair routers 202 and 206. In the embodiment shown in Figure 2A, memory device 204 is a memory device having eight bits of information in each memory location. In other embodiments, memory device 204 is other than an eight bit device. Memory device 204 includes memory device input data bus 211. Memory device input data bus 211 is an eight bit data bus, labeled D7 through D0, where D7 represents the MSB and D0 represents the LSB. Memory device 204 also includes memory device output data bus 212, which is also an eight bit data bus labeled D7 through D0.

In the embodiment shown in Figure 2A, memory device 204 is a dual port memory device. For example, memory device input data bus 211 is separate from memory device output data bus 212. In other embodiments, a single port memory device is utilized with appropriate multiplexing circuitry.

Memory device input data bus 211 is coupled to repair router 202 at repair router output data bus 210. Likewise, memory device output data bus 212 is coupled to repair router input data bus 213. Data bus 208, which corresponds to data bus 106 (Figure 1) is input to repair router 202. Repair router 202 routes data information to

memory 204. Memory 204, in turn, routes data to repair router 206, which sends data to the D/A converter on bus 214.

Repair router 202 includes internal circuitry to route any of the bits on the repair router input data bus to the LSB of the repair router output data bus. Repair router 206 includes internal circuitry to route the LSB of the repair router input data bus to any of the other bits on the repair router output data bus. In some embodiments, repair routers 202 and 206 also include internal circuitry to route any of the input bits to any of the output bits. The internal circuitry can be implemented in combinational logic such as multiplexors, demultiplexors and other logic gates.

In the embodiment shown in Figure 2A, data is routed straight through repair routers 202 and 206. That is, the MSB of data bus 208 (D7) is routed straight through repair router 202, and is delivered to the MSB (D7) of memory device 204. Likewise, the MSB of memory device 204 (D7) is routed straight through repair router 206, and appears at the MSB (D7) of bus 214. This embodiment is useful when no defective locations exist within memory device 204. All eight bits of every location of memory device 204 are utilized to drive the D/A converter with bus 214. Figures 2B and 2C, described below, show configurations in which repair routers route data to overcome faulty memory locations within a memory device such as memory device 204.

Referring now to Figure 2B, repairable memory 220 includes memory device 204, and repair routers 222 and 224. Repair routers 222 and 224 are the same repair routers as those shown in Figure 2A, but are described with different reference numerals to indicate that they are performing different routing for data. For example, repair router 222 routes data from a non-least significant bit (D6) of the repair router input data bus to the LSB of the repair router output data bus. The LSB (D0) on the repair router input data bus is discarded, and the non-least significant bit was re-routed (D6) is driven in its place. D6 of the repair router output data bus is driven with a known voltage, such as a voltage that represents a valid logic value. Repair router 224 performs routing opposite to that provided by repair router 222. As a result, the original D6 is reproduced in its proper location on bus 214. The

embodiment shown in Figure 2B is useful when one or more memory cells within memory device 204 is defective. For example, if a memory cell corresponding to D6 within memory device 204 is defective, all bits that would otherwise go to the D6 location within memory device 204 are re-routed to the least significant position (D0) of memory device 204. This re-routing is performed by repair router 222. Repair router 224 performs the opposite routing function, and restores the bits that were re-routed.

As a result of the operation of repair routers 222 and 224, the LSB (D0) has been discarded to repair a faulty memory cell occurring in a more significant location within memory device 204. Without repair routers 222 and 224, data corresponding to D6 would be either corrupted or discarded, resulting in a display error of relatively large magnitude. By utilizing the LSB location within memory device 204 to store the more significant information that would otherwise be corrupted, least significant information is discarded rather than more significant information. As a result, a display device driven by data in repairable memory 220 can degrade gracefully.

Referring now to Figure 2C, repairable memory 260 includes memory device 204 and repair routers 262 and 264. Repair routers 262 and 264, like repair routers 222 and 224 (Figure 2B), are the same repair routers as those shown in Figure 2A, but with different reference numerals to signify a different configuration. In the embodiment shown in Figure 2C, two bits are re-routed by repair routers 262 and 264. Bits D6 and D3 of data bus 208 are re-routed to D1 and D0, respectively, of memory device 204 by repair router 262. The opposite routing is performed by repair router 264 to restore D6 and D3 to their proper position on bus 214.

The repair router configuration shown in Figure 2C is useful when two bits in memory device 204 are defective. For example, when any combination of memory locations within memory device 204 have bits D6 and D3 defective, bits D0 and D1 are sacrificed to provide storage for the more significant bits D6 and D3. By sacrificing the least two significant bits, display intensity control drops by 1/128 or 0.8%. This is more desirable than a more significant bit causing a larger error in intensity. Bits D6 and D3 are shown in Figure 2C as an example; repair routers 262

and 264 can re-route any of the data bus bits to any of the bit locations within memory device 204.

Repairable memories such as those shown in Figures 2A-2C reduce the cost of display systems with embedded memories. When a display system such as display system 100 (Figure 1) utilizes a repairable memory such as those shown in Figures 2A-2C, the need to discard defective memories (and more expensive display devices) is reduced, and costs are correspondingly reduced. In some embodiments, repairable memories such as those shown in Figures 2A-2C are embedded with display systems that include silicon light modulators. In these embodiments, the silicon light modulators, or a portion thereof, and the repairable memories are on the same integrated circuit.

Figures 2A-2C show a repairable memory device that includes repair routers that re-route data without regard to the address in the memory. For example, if one memory cell corresponding to D5 is defective in all of memory device 204, all LSBs D0 are sacrificed to provide storage space for D5. Stated differently, in the embodiments of Figures 2A-2C, memory device 204 receives address information from address bus 216, but the repair routers do not. The embodiments of Figures 3A and 3B, described below, differ from the embodiments of Figures 2A-2C in this respect.

Figure 3A shows a repairable memory having address ranges. Repairable memory 300 includes memory 304 and repair routers 302 and 306. Repair router 302 receives data on bus 308, conditionally re-routes it, and drives the data onto bus 310. Memory device 304 receives the data on bus 310 and stores it. Memory device 304 drives bus 312, which is input to repair router 306. Repair router 306 reverses any routing performed by repair router 302, and drives data onto bus 314. Memory device 304 operates the same as memory device 204 (Figure 2A). In the embodiment shown in Figure 3A, memory device 304 is a dual port memory device that receives data on data bus 310 and outputs data on data bus 312. Memory device 304 also receives address information on address bus 316.

Repair routers 302 and 306 include internal routing circuitry to route data away from defective memory cells as previously described. Repair routers 302 and 306 also receive address information on address bus 316. The address information can be used to divide memory 304 into any number of address ranges that can be re-routed separately. Each address range includes a number of memory locations. For example, if one bit of address information (the MSB) is used by repair routers 302 and 306, then memory device 304 can be divided into two address ranges: the lower half of the memory locations, and the upper half of the memory locations. Also for example, if two bits of address information are used by repair routers 302 and 304, then memory device 304 can be divided into four address ranges. Any number of address ranges can be created in this manner. In embodiments where the repair routers use all address bits, then the number of address ranges equals the number of memory locations, and each range includes a single memory location. In this embodiment, each memory location can have a unique routing to overcome defective memory cells.

Figure 3B shows a repair router having address ranges. Repair router 302 includes address decoder 352 and internal routing circuitry 354. Address decoder 352 receives address information on address bus 316, and decodes one or more address regions. The address range currently being decoded is communicated to internal routing circuitry 354. Internal routing circuitry 354 responds to the address currently being decoded by re-routing data received on bus 308, and sending the re-routed data out on bus 310. As described above with reference to Figure 3A, any number of address bits can be decoded. In general, when n address bits are decoded, then 2^n address ranges are capable of having separate routing configurations.

Figure 4 shows a memory having address ranges. Memory 400 is shown having four address ranges 402, 404, 406, and 408. Four address ranges corresponds to repair routers decoding 2 bits of address information. Each of address ranges 402, 404, 406, and 408 are also labeled "address nn," where nn refers to the two address bits being decoded. For example, address range 402 is shown as address 00, address

range 404 is shown as address 01, address range 406 is shown as address 10, and address range 408 is shown as address 11.

Each memory location shown in Figure 4 has eight memory cells, each holding a single bit. The MSB of each location is shown at column 410 and the LSB of each location is shown at column 412. Each memory cell is also shown having a number or an 'x.' The number indicates the weight of the data stored in the cell, and an 'x' indicates that no data is stored. For example, a '7' in a memory cell indicates a data bit corresponding to D7 (the most significant data bit) is stored in the memory cell. Also for example, a '0' stored in a memory cell indicates that a data bit corresponding to D0 (the least significant data bit) is stored in the cell.

In the embodiment of Figure 4, each address range has undergone a different routing by a repair router. For example, address range 402 has D6 re-routed to the D0 position. This corresponds to a faulty memory cell in a D6 memory cell somewhere in address range 402. Address range 404 has D3 re-routed to the D0 position, and D6 re-routed to the D1 position. In a like manner, address range 406 has D4 re-routed to the D0 position, and address range 408 has D5 re-routed to the D0 position.

The example embodiment of Figure 4 corresponds to a repair router that decodes two address bits and creates four address ranges. Any number of bits can be decoded, and any number of address ranges can be created without departing from the scope of the present invention.

Figure 5 is a diagram of a color display system. The color display system of Figure 5 includes red display system 540, green display system 542, and blue display system 544. Red display system 540 includes repairable memory 502, D/A converter 508, and red display device 514. Repairable memory 502 drives D/A converter 508 on node 524, and D/A converter 508 drives red display device 514 on node 530. Green display system 542 includes repairable memory 504, D/A converter 510, and green display device 516. Repairable memory 504 drives D/A converter 510 on node 526, and D/A converter 510 drives green display device 516 on node 532. Blue display system 544 includes repairable memory 506, D/A converter 512, and blue

display device 518. Repairable memory 506 drives D/A converter 512 on node 528, and D/A converter 512 drives blue display device 518 on node 534. Each of repairable memories 502, 504, and 506 can be any repairable memory embodiment of the present invention.

5 In some embodiments, each display system 540, 542, and 544 is a separate silicon light modulator display. Also in some embodiments, the color display system of Figure 5 is on a single integrated circuit. The repairable memories and the D/A converters are on a single integrated circuit, as is all or a portion of display devices 514, 516, and 518. For example, when the color display device is a silicon light
10 modulator, a reflective electrode can be an integral part of the integrated circuit that interfaces to a non-integral liquid crystal apparatus.

 When repairable memories 502, 504, and 506 are on the same integrated circuit as display devices 514, 516, and 518, manufacturing costs and the size of the display can be reduced. Repairable memories closely coupled to the display devices
15 on the same integrated circuit can be "repaired" when memory locations are faulty, and the whole display system need not be discarded.

 It is to be understood that the above description is intended to be illustrative, and not restrictive. Many other embodiments will be apparent to those of skill in the art upon reading and understanding the above description. The scope of the
20 invention should, therefore, be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.

What is claimed is:

- 1 1. An apparatus comprising:
2 a memory device having a memory device input data bus including a least
3 significant bit and a plurality of non-least significant bits; and
4 a first repair router having a first repair router input data bus including a least
5 significant bit and a plurality of non-least significant bits, and a first repair router
6 output data bus coupled to the memory device input data bus, the first repair router
7 having internal routing circuitry to route any of the plurality of non-least significant
8 bits of the first repair router input data bus to the least significant bit of the memory
9 device input data bus.
- 1 2. The apparatus of claim 1 wherein:
2 the plurality of non-least significant bits includes a next-to-least significant
3 bit; and
4 the first repair router further includes additional repair routing circuitry to
5 route any of the non-least significant bits to the next-to-least significant bit.
- 1 3. The apparatus of claim 1 wherein the memory device includes a memory
2 device output data bus including a least significant bit and a plurality of non-least
3 significant bits, the apparatus further comprising:
4 a second repair router having a second repair router input data bus coupled to
5 the memory device output data bus, and having a second repair router output data bus
6 including a least significant bit and a plurality of non-least significant bits, the
7 second repair router having internal routing circuitry to route the least significant bit
8 of the memory device output data bus to any of the plurality of non-least significant
9 bits of the second repair router output data bus.

1 4. The apparatus of claim 3 wherein the memory device includes a plurality of
2 address ranges, and the first and second repair routers include address decoding
3 circuitry to decode each of the plurality of address ranges.

1 5. The apparatus of claim 4 wherein the memory device includes two address
2 ranges defined by a state of a most significant address bit.

1 6. The apparatus of claim 3 further comprising a display device coupled to the
2 second repair router output data bus.

1 7. The apparatus of claim 6 wherein the display device is a color display device,
2 and the memory device and first and second repair routers influence a first color of
3 the color display device, the apparatus further comprising:

4 a second memory device; and
5 a second pair of repair routers coupled to the second memory device to
6 influence a second color of the color liquid crystal display.

1 8. The apparatus of claim 7 further comprising:
2 a third memory device; and
3 a third pair of repair routers coupled to the third memory device to influence
4 a third color of the color liquid crystal display.

1 9. A memory device comprising:
2 a plurality of addressable memory locations, each including a least significant
3 bit and a plurality of non-least significant bits; and
4 a first repair router having a repair router input data bus with a least
5 significant bit and a plurality of non-least significant bits, and having a repair router
6 output data bus coupled to the plurality of addressable memory locations, the first
7 repair router including routing circuitry to route any of the plurality of non-least

8 significant bits of the repair router input data bus to the least significant bit of at least
9 one of the plurality of addressable memory locations.

1 10. The memory device of claim 9 wherein:
2 the plurality of addressable memory locations are arranged into a plurality of
3 address ranges; and
4 the first repair router further includes address decoding circuitry to decode
5 each of the plurality of address ranges.

1 11. The memory device of claim 10 further comprising a second repair router
2 coupled to an output data bus of the memory device, the second repair router
3 including routing circuitry to reverse any routing performed by the first repair router.

1 12. The memory device of claim 9 wherein the first repair router is configured to
2 route a specific non-least significant bit to the least significant bit of the plurality of
3 addressable memory locations when a problem exists with the specific non-least
4 significant bit in at least one of the plurality of addressable memory locations.

1 13. The memory device of claim 9 further comprising a second repair router
2 coupled to an output data bus of the memory device, the second repair router
3 including routing circuitry to reverse any routing performed by the first repair router.

1 14. The memory device of claim 9 wherein:
2 the plurality of non-least significant bits includes a next-to-least significant
3 bit; and
4 the first repair router further includes routing circuitry to route any of the
5 plurality of non-least significant bits of the repair router input data bus to the next-to-
6 least significant bit of at least one of the plurality of addressable memory locations.

1 15. A display system comprising:
2 a display device having an array of pixels;
3 a memory having a plurality of addresses, each of the plurality of addresses
4 corresponding to one pixel in the array of pixels, and each of the plurality of
5 addresses including a least significant data bit and a plurality of non-least significant
6 data bits; and
7 a repair router to utilize the least significant bit of at least one of the plurality
8 of addresses to hold non-least significant information.

1 16. The display system of claim 15 wherein the display device is a silicon light
2 modulator.

1 17. The display system of claim 15 wherein the memory is configured to hold a
2 first color information, the display system further comprising:
3 a second memory configured to hold second color information; and
4 a second repair router coupled to the second memory.

1 18. The display system of claim 17 further comprising:
2 a third memory configured to hold third color information; and
3 a third repair router coupled to the third memory.

1 19. The display system of claim 15 wherein:
2 the plurality of addresses are arranged in a plurality of groups; and
3 the repair router includes routing circuitry to utilize the least significant bits
4 of each of the plurality of groups separately.

1 20. An integrated circuit comprising:
2 a memory device having an input data bus and an output data bus; and
3 first and second repair routers coupled to the input data bus and the output
4 data bus, respectively, the first and second repair routers including routing circuitry

5 to route data to and from the memory device as a function of defects in the memory
6 device.

1 21. The integrated circuit of claim 20 further comprising a reflective electrode
2 coupled to the memory, the reflective electrode having a plurality of pixels
3 responsive to data from the memory device as received by the second repair router.

1 22. The integrated circuit of claim 21 wherein:
2 the memory device includes a plurality of groups of data locations; and
3 the first and second repair routers each include circuitry to separately route
4 data for each of the plurality of groups of data locations.

1 23. The integrated circuit of claim 22 further comprising:
2 second and third memory devices; and
3 second and third pairs of repair routers coupled to the second and third
4 memory devices respectively.

Abstract of the Disclosure

A display system includes a repairable memory that re-routes data when a defect exists in the memory. A significant bit in the display memory that would otherwise be corrupted by a bad memory cell is re-routed to a least significant bit position in the memory, and the least significant information is discarded. The repairable memory includes a memory device and two repair routers. One repair router is on the input of the memory, and one repair router is on the output of the memory. One or more least significant bits can be sacrificed to preserve more significant bit information.

10

"Express Mail" mailing label number: EL709304428US

Date of Deposit: September 28, 2000

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

100




Fig. 1




Fig. 2A




Fig. 2B




Fig. 2C




Fig. 3A




Fig. 3B




Fig. 4




Fig. 5

SCHWEGMAN ■ LUNDBERG ■ WOESSNER ■ KLUTH

United States Patent Application

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that

I verily believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: **REPAIRABLE MEMORY IN DISPLAY DEVICES**.

The specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 C.F.R. § 1.56 (attached hereto). I also acknowledge my duty to disclose all information known to be material to patentability which became available between a filing date of a prior application and the national or PCT international filing date in the event this is a Continuation-In-Part application in accordance with 37 C.F.R. § 1.63(e).

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed:

No such claim for priority is being made at this time.

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:

No such claim for priority is being made at this time.

I hereby claim the benefit under 35 U.S.C. § 120 or 365(c) of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose material information as defined in 37 C.F.R. § 1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

No such claim for priority is being made at this time.

I hereby appoint the following attorney(s) and/or patent agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith:

Aldous, Alan K.	Reg. No. 31,905	Kalis, Janal M.	Reg. No. 37,650	Park, Ellen	Reg. No. 34,055
Anglin, J. Michael	Reg. No. 24,916	Kalson, Seth Z.	Reg. No. 40,670	Parker, J. Kevin	Reg. No. 33,024
Bianchi, Timothy E.	Reg. No. 39,610	Kaplan, David J.	Reg. No. 41,105	Perdok, Monique M.	Reg. No. 42,989
Billion, Richard E.	Reg. No. 32,836	Kaufmann, John D.	Reg. No. 24,017	Prout, William F.	Reg. No. 33,995
Black, David W.	Reg. No. 42,331	Klima-Silberg, Catherine I.	Reg. No. 40,052	Reynolds, Thomas C.	Reg. No. 32,488
Brake, R. Edward	Reg. No. 37,784	Kluth, Daniel J.	Reg. No. 32,146	Schumm, Sherry W.	Reg. No. 39,422
Brennan, Leoniede M.	Reg. No. 35,832	Lacy, Rodney L.	Reg. No. 41,136	Schwegman, Micheal L.	Reg. No. 25,816
Brennan, Thomas F.	Reg. No. 35,075	Lam, Peter	Reg. No. 44,855	Scott, John C.	Reg. No. 38,613
Brooks, Edward J., III	Reg. No. 40,925	Lemaire, Charles A.	Reg. No. 36,198	Seddon, Kenneth M.	Reg. No. 43,105
Burge, Ben	Reg. No. 42,372	LeMoine, Dana B.	Reg. No. 40,062	Seeley, Mark	Reg. No. 32,299
Chu, Dinh C.P.	Reg. No. 41,676	Lundberg, Steven W.	Reg. No. 30,568	Skabrat, Steven P.	Reg. No. 36,279
Clark, Barbara J.	Reg. No. 38,107	Maeyaert, Paul L.	Reg. No. 40,076	Skaist, Howard A.	Reg. No. 36,008
Clise, Timothy B.	Reg. No. 40,957	Maki, Peter C.	Reg. No. 42,832	Smith, Michael G.	Reg. No. 45,368
Dahl, John M.	Reg. No. 44,639	Malen, Peter L.	Reg. No. 44,894	Speier, Gary J.	Reg. No. 45,458
Draeger, Jeffrey S.	Reg. No. 41,000	Mates, Robert E.	Reg. No. 35,271	Steffey, Charles E.	Reg. No. 25,179
Drake, Eduardo E.	Reg. No. 40,594	McCrackin, Ann M.	Reg. No. 42,858	Su, Gene I.	Reg. No. 45,140
Embretson, Janet E.	Reg. No. 39,665	Mirho, Charles A.	Reg. No. 41,199	Terry, Kathleen R.	Reg. No. 31,884
Faatz, Cynthia Thomas	Reg. No. 39,973	Moore, Charles L., Jr.	Reg. No. 33,742	Tong, Viet V.	Reg. No. 45,416
Fordenbacher, Paul J.	Reg. No. 42,546	Nama, Kash	Reg. No. 44,255	Viksnins, Ann S.	Reg. No. 37,748
Forrest, Bradley A.	Reg. No. 30,837	Nelson, Albin J.	Reg. No. 28,650	Wells, Calvin E.	Reg. No. 43,256
Gamon, Owen J.	Reg. No. 36,143	Nielsen, Walter W.	Reg. No. 25,539	Werner, Raymond J.	Reg. No. 34,752
Greaves, John N.	Reg. No. 40,362	Novakoski, Leo V.	Reg. No. 37,198	Winkle, Robert G.	Reg. No. 37,474
Harris, Robert J.	Reg. No. 37,346	Oh, Allen J.	Reg. No. 42,047	Woessner, Warren D.	Reg. No. 30,440
Huebsch, Joseph C.	Reg. No. 42,673	Padys, Danny J.	Reg. No. 35,635	Young, Charles K.	Reg. No. 39,435
Jurkovich, Patti J.	Reg. No. 44,813				

I hereby authorize them to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/organization/who/which first sends/sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct Schwegman, Lundberg, Woessner & Kluth, P.A. to the contrary.

Please direct all correspondence in this case to **Schwegman, Lundberg, Woessner & Kluth, P.A.** at the address indicated below:
P.O. Box 2938, Minneapolis, MN 55402
Telephone No. (612)373-6900

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of sole inventor : **Samson X. Huang**

Citizenship: **United States of America**

Residence: **Saratoga, CA**

Post Office Address: **13045 Ten Oak Way
Saratoga, CA 95070**

Signature: _____

Samson X. Huang

Date: _____

9/26/2000

Full Name of inventor:

Citizenship:

Residence:

Post Office Address:

Signature: _____

Date: _____

§ 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.